

# Oct 10<sup>th</sup> - Ropax

Note Title

10-10-2011


IF → Instruction Fetch

ID/RF → Instruction Decode / Reg. Read.

EX → Execute

MEM → Memory

WB → Writeback.



$n$  instructions,  $k$ -stage pipeline.

Time:  $1 \dots k$   
 $2 \dots k+1$   
 $\vdots$   
 $n \dots n+k-1$

$$\text{Time per Inst.} : \frac{n+k-1}{n} = 1 + \frac{k-1}{n}$$

$k \ll n$

$\approx 1$

Total algorithmic work:  $W$

$k$  stages  
 algorithmic work/stage:  $\frac{W}{k}$ .




$$t_{clk} = \frac{W}{k} + d$$

( $d \rightarrow$  delay of the latch).

Perf  $\propto \frac{1}{t_{clk}}$

$\propto \frac{1}{\frac{W}{k} + d}$

$$\approx \frac{k}{W + kd}$$



## TODO:

- 1) Read chapter on  
pipelining + slides
- 2) Form groups of 3
- 3) Buy a Java Book